

According to a leaked slide posted on X, each CPU will feature up to four compute tiles, with the 192 cores distributed evenly across four 48-core tiles. Other leaked specifications include a 500W TDP for a single-socket configuration and support for between eight and 16 DDR5 memory channels per SoC….